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Abstract—In this contribution, we present a lin-
ear multiple-input multiple-output (MIMO) equalization
scheme at the receiver side for high-speed electrical chip-to-
chip communication. As opposed to traditional single-input
single-output (SISO) equalization per lane, this MIMO
approach enables cooperating receivers to treat crosstalk
(XT) between neighboring channels as an information-
bearing signal instead of a disturbing signal, allowing to
mitigate both inter symbol interference and XT. Given a
simulated 4 × 4 MIMO electrical chip-to-chip interconnect
channel, we point out that, for a given total number of
equalizer taps, MIMO equalization can outperform SISO
equalization. Moreover, by further increasing the total
number of equalizer taps, MIMO equalization allows to
obtain performance gains that are substantially larger than
for SISO equalization.
I. INTRODUCTION
In order to keep up with the increasing processing
speed of integrated circuits (ICs), the bit rates supported
by chip-to-chip interconnects must grow at the same
pace. Typically, an electrical chip-to-chip interconnect
consists of L parallel lanes connecting L transmitters at
the transmitter chip to L receivers at the receiver chip.
Increasing bit rates and associated signal bandwidths,
however, cause current chip-to-chip interconnects to
suffer from high-frequency attenuation, caused by skin
effect and dielectric loss, which gives rise to inter
symbol interference (ISI). When pushing communication
speeds into the multi-Gbps range, sophisticated channel
equalization is required to compensate for the ISI, which
not only complicates tuning the equalization parameters
but could also violate system power and chip area con-
straints. Using Tomlinson-Harashima precoding (THP)
or decision feedback equalization (DFE), data rates near
10 Gbps per lane are currently being achieved with a
power consumption of about 1 mW/Gbps [1]–[5]. Recent
research (e.g., [6]–[8]) deals with increasing this speed
up to 25 Gbps per lane, whereas in the (near) future
speeds up to 100 Gbps per lane are targeted [9].
In addition to ISI, crosstalk (XT) originating from
mutual coupling between neighboring wires further de-
creases the performance of multiconductor chip-to-chip
interconnects. Due to growing data rates and reduced
circuit dimensions, increased XT is expected to consid-
erably deteriorate the performance of future multi-Gbps
equalization schemes. Moreover, since XT is commonly
treated as additional noise and not compensated for, it is
considered a potential bottleneck for further increasing
the bit rates over electrical chip-to-chip interconnects.
In this paper, we present a linear multiple-input
multiple-output (MIMO) post-equalization scheme for
high-speed electrical chip-to-chip communication. As
opposed to traditional single-input single-output (SISO)
equalization per lane, MIMO equalization allows coop-
erating receivers to treat XT from neighboring channels
as an information-bearing signal, turning XT from a
limiting into a beneficial factor. The potential of MIMO
pre-equalization using THP has been shown in [10],
where non-linear MIMO equalization is used to improve
the reliability of 10 Gbps Ethernet over unshielded
twisted-pair (UTP) cables, also known as 10GBASE-T.
We propose a MIMO equalization scheme in which the
mean square error (MSE) between the equalizer outputs
and the corresponding data symbols is minimized. In this
way, the resulting minimum mean square error (MMSE)
MIMO equalization scheme is able to tackle ISI and XT
simultaneously, which is shown to significantly improve
the error rate performance with respect to linear SISO
equalization.
II. SYSTEM MODEL
Fig. 1 displays a baseband communication system
representing a typical electrical chip-to-chip interconnect
consisting of L transmitters and L receivers which are
connected by L parallel lanes. Each of the L transmitters
applies its real-valued data symbol stream {a(l)(k)},
with 1 ≤ l ≤ L, to a pulse shaping filter Htr(f)
at a symbol rate 1/T . The symbol streams are as-
sumed to be spatially and temporally independent, i.e.,
E
[
a(l1)(k1) a
(l2)(k2)
]
= σ2aδl1−l2δk1−k2 , such that the
average energy transmitted per symbol is given by
Es = σ
2
a
ˆ +∞
−∞
|Htr(f)|
2
df (1)
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Figure 1. SISO Equalization scheme.
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Figure 2. MIMO Equalization scheme.
The L channels between the transmitters and the re-
ceivers along with the XT channels are captured by the
channel matrix Hch(f); the (r, p)-th entry H
(r,p)
ch (f) de-
notes the channel response between the p-th transmitter
and the r-th receiver, with 1 ≤ r, p ≤ L. The L received
signals, affected by channel dispersion and XT, are each
filtered by an analog receiver filter Hrec(f) and sampled
at (a multiple of) the symbol rate 1/T po = Npo/T ;
note that the sampling instants {mTpo + εT} depend
on the sampling phase ε. The stationary noise at the
receiver is represented by the additive noise samples
n(1)(m), . . . , n(L)(m). In the SISO equalization scheme
from Fig. 1, each of the L receivers is equipped with a
linear discrete-time equalizer filter H
(l)
po (z), with 1 ≤ l ≤
L, where H
(l)
po (z) is the z-transform of the equalizer’s
impulse response h
(l)
po(m):
H(l)po (z) =
∑
m
h(l)po(m) z
−m. (2)
The outputs of the equalizer filters are downsampled by
a factor Npo, yielding the rate 1/T sequences {u
(l)(k)},
with 1 ≤ l ≤ L, based on which the symbol decisions
are taken. The equalizer filters in the SISO scheme
from Fig. 1 intend to mitigate the ISI present in the
received samples; they are not able to benefit from XT
contributions captured by the other receivers. Hence, XT
can be treated only as a disturbing signal, along with the
additive noise signals.
In order to exploit the spatial diversity offered by the
XT channels, we propose the MIMO post-equalization
scheme displayed in Fig. 2. Receiver cooperation is im-
plemented by introducing an equalization matrix Hpo(z)
consisting of L × L equalizer filters; the (r, p)-th entry
H
(r,p)
po (z) represents the equalizer filter linking the p-
th input of the equalization matrix with the r-th output,
with 1 ≤ r, p ≤ L. If the off-diagonal equalizer filters
H
(r,p)
po (z) = 0 with r 6= p, the MIMO system from Fig.
2 degenerates to the SISO system from Fig. 1.
III. MMSE MIMO EQUALIZATION
Under the assumption that the sequences {g(q,p)(m)},
with 1 ≤ q, p ≤ L, are obtained by sampling at instants
{mTpo+εT} the impulse responses of the corresponding
cascades Htr(f)H
(q,p)
ch (f)Hrec(f), the outputs {u
(l)(k)}
of the MIMO equalization scheme, with 1 ≤ l ≤ L, are
readily verified to be given by
u(l)(k) =
L∑
p=1
∑
m
h(l,p)(m) a(p)(k −m)
+
L∑
p=1
∑
m
h(l,p)po (m)n
(p)(kNpo −m), (3)
where
h(l,p)(m) =
L∑
q=1
∑
m1
h(l,q)po (m1) g
(q,p)(mNpo −m1).
(4)
Ideally, when no noise, ISI or XT occurs, we should have
u(l)(k) = a(l)(k), for 1 ≤ l ≤ L.
In the case of practical equalizers with a limited num-
ber of Lpo = Lpo,min+Lpo,max+1 non-zero filter coef-
ficients {h
(r,q)
po (m)}, with m = −Lpo,min, . . . , Lpo,max,
matrix notation can be used for the sake of notational
simplicity. To this end, we introduce the L × (LLpo)
block matrix Hpo comprising all equalizer coefficients
Hpo =
[
H˘po(−Lpo,min), . . . ,H˘po(Lpo,max)
]
, (5)
where the (l, q)-th entry of the L × L matrix H˘po(m)
is given by h
(l,q)
po (m). Similarly, we introduce the
(LLpo) × L block matrix G(m) as
G(m) =


G˘ (mNpo + Lpo,min)
...
G˘ (mNpo − Lpo,max)

 , (6)
where the (q, p)-th entry of the L × L matrix G˘(m)
is given by g(q,p)(m). Defining the (LLpo)-dimensional
column vector n(m) as
n(m) =


n˘(mNpo + Lpo,min)
...
n˘(mNpo − Lpo,max)

 , (7)
with the p-th element of n˘(m) being given by n(p)(m),
and introducing the L-dimensional column vectors a(k)
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and u(k), the l-th elements of which are given by a(l)(k)
and u(l)(k), respectively, it follows that equations (3) and
(4) can be written as
u(k) =
∑
m
H(m)a(k −m) +Hpon(k), (8)
and
H(m) = HpoG(m), (9)
respectively. According to (8) and (9), the error vector
e(k) = u(k)−a(k) between the actual output u(k) and
the target output a(k) is given by
e(k) =
∑
m
(H(m)− δm IL) a(k −m) +Hpon(k).
(10)
As a performance measure for the proposed equalization
scheme, we introduce the normalized mean square error
(MSE) caused by noise, ISI, and XT:
MSE ,
E
[
‖e(k)‖
2
]
E
[
‖a(k)‖
2
] . (11)
From (10), it follows that the MSE (11) reduces to
MSE =
1
Lσ2a
[
σ2a
∑
m
∥∥HpoG(m)− δm IL∥∥2
+ tr
(
HpoRnH
T
po
)]
, (12)
where the superscript T denotes matrix transpose and the
(LLpo) × (LLpo) autocorrelation matrix Rn is defined
as
Rn¯ , E
[
n(m)n(m)T
]
. (13)
Let us assume that the sequences {g(q,p)(m)} have
limited time duration, i.e., g(q,p)(m) = 0 for m /∈
(−Lg,min, Lg,max) and for all q and p. In this way, the
number of non-zero matrices G(m) is limited to the
interval (−LG,min, LG,max), where

LG,min =
⌊
Lg,min+Lpo,min
Npo
⌋
LG,max =
⌊
Lg,max+Lpo,max
Npo
⌋ (14)
By applying a number of matrix manipulations to
(12), the minimum mean square error (MMSE) post-
equalization scheme Hpo,MMSE minimizing the MSE
between the actual output vector u(k) and the target
output vector a(k), and, hence, mitigating both ISI and
XT, can be shown to be elegantly expressed as
Hpo,MMSE = G(0)
TA−1, (15)
where
A ,
LG,max∑
m=−LG,min
G(m)G(m)T +
1
σ2a
Rn. (16)
By substituting (15) in (12), the MMSE is shown to
reduce to
MMSE =
1
L
tr
(
IL −G(0)
TA−1G(0)
)
. (17)
A. No crosstalk
In the absence of XT, i.e., H
(r,p)
ch (f) = 0 for r 6= p, the
MMSE MIMO equalization scheme (15) is easily shown
to reduce to the traditional SISO equalization scheme
from Fig. 1, provided that the additive noise samples are
spatially uncorrelated, i.e., E
[
n(p1)(l1)n
(p2)(l2)
]
= 0 if
p1 6= p2. As a result, the MSE at the output of the l-th
SISO equalizer reduces to
E
[∣∣∣e(l)(k)∣∣∣2] = σ2a∑
m
∣∣∣h(l,l)po g(l,l)(m)− δm∣∣∣2
+ h(l,l)po R
(l)
n
(
h(l,l)po
)T
, (18)
where the vectors g(q,p)(m) and h(l,q)po are defined as
g(q,p)(m) =


g(q,p)(mNpo + Lpo,min)
...
g(q,p)(mNpo − Lpo,max)

 , (19)
h(l,q)po =
[
h(l,q)po (−Lpo,min), . . . , h
(l,q)
po (Lpo,max)
]
, (20)
and the (l1, l2)-th element of the Lpo×Lpo matrix R
(l)
n
is given by(
R
(l)
n
)
l1,l2
= E
[
n(l)(l2)n
(l)(l1)
]
. (21)
From the definition (11), it follows that the total normal-
ized MSE can be obtained as
MSE ,
1
Lσ2a
∑
l
E
[∣∣∣e(l)(k)∣∣∣2] , (22)
which according to (18) is minimized by selecting the
SISO equalizers h
(l,l)
po,MMSE as
h
(l,l)
po,MMSE = g
(l,l)(0)T
(
B(l)
)−1
, (23)
where the Lpo × Lpo matrix B
(l) is given by
B(l) =
LG,max∑
m=−LG,min
g(l,l)(m)g(l,l)(m)T+
1
σ2a
R
(l)
n
. (24)
B. MMSE SISO equalization
In order to obtain a fair comparison between SISO
and MIMO equalization, we derive the MMSE SISO
equalization scheme for a general MIMO channel in-
cluding XT. In this way, the MSE at the output of the
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l-th equalizer can be shown to reduce to
E
[∣∣∣e(l)(k)∣∣∣2] = σ2a∑
m

∣∣∣h(l,l)po g(l,l)(m)− δm∣∣∣2
+
∑
p 6=l
∣∣∣h(l,l)po g(l,p)(m)∣∣∣2

+ h(l,l)po R(l)n (h(l,l)po )T . (25)
Taking the similarity between (25) and (18) into account,
it is readily verified that (25) and hence (22) are min-
imized by selecting the SISO equalizers h
(l,l)
po,MMSE as
follows:
h
(l)
po,MMSE = g
(l,l)(0)T
(
B˜(l)
)−1
, (26)
where
B˜(l) =
LG,max∑
m=−LG,min
g(l,l)(m)g(l,l)(m)T+
1
σ2a
R˜
(l)
n
, (27)
and
R˜
(l)
n
= R
(l)
n
+σ2a

∑
p 6=l
LG,max∑
m=−LG,min
g(l,p)(m)g(l,p)(m)T

 .
(28)
Hence, it follows from the modified correlation matrix
(28) that the MMSE SISO equalization scheme tackles
XT originating from the off-diagonal channels g(l,p)(m)
with p 6= l the same way it mitigates the additive noise.
IV. NUMERICAL RESULTS
In this section, we illustrate the performance of the
proposed MMSE MIMO post-equalization scheme on a
4×4 MIMO channel with strong XT, obtained from sim-
ulating an electrical chip-to-chip interconnect consisting
of 4 adjacent stripline traces on a multilayer printed
circuit board (PCB). We assume unit-energy square-root
raised-cosine transmit and receive filters with 3 dB band-
widths 1/(2T ) and Npo/(2T ), respectively, and a roll-
off factor β = 0.3 for both. The considered constellation
is 2-PAM. Furthermore, the noise samples n(l)(m) are
spatially and temporally independent real-valued zero-
mean Gaussian random variables with variance N0/2,
i.e., E
[
n(p1)(l1)n
(p2)(l2)
]
= N0/2 δp1−p2δl1−l2 .
A. Infinite-length equalizers
To approximate the ideal case of infinite-length equal-
izer filters, we take Lpo,min = Lpo,max = 100, yielding
for each equalizer filter a number of Lpo = 201 fil-
ter taps; we have verified that the obtained numerical
results remain essentially the same when the number
of taps is increased beyond 201. Under the assumption
of symbol-spaced equalizer filters (Npo = 1) and for
Es/N0 = 20dB, we display in Fig. 3 the 1/MSE curves
as a function of the sampling phase ǫ, for i) the MMSE
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Figure 3. MSE for symbol-spaced SISO and MIMO equalizers of
infinite length (Npo = 1).
SISO equalization scheme (23) in the absence of the XT,
ii) the same (now suboptimal) SISO equalization scheme
in the presence of XT, iii) the MMSE SISO equalization
scheme (26), and iv) the MMSE MIMO equalization
scheme (15). Here, it is assumed that when ε = 0,
the impulse response corresponding to the frequency
response Htr(f)H
(1,1)
ch (f)Hrec(f) is sampled at the in-
stant it reaches its maximum value. It is immediately
apparent that the MSE performance of all equalization
schemes depends on the sampling phase ε, which makes
synchronization an important and critical task; this is
due to the aliasing that occurs for symbol-rate sampling.
The effect of aliasing is less pronounced when operating
at Rb = 50 Gbit/s per lane, because in this case
the channel provides more attenuation to the frequency
components in excess of 1/(2T ). When considering the
MSE performance of the traditional SISO equalization
scheme (23) that ignores the presence of XT, we observe
that for 10 Gbit/s per lane and |ε| ≤ 0.1, the presence
of XT (XT, suboptimal SISO equalization) gives rise to
a degradation of almost 4 dB as compared to the case
where XT is absent (no XT, MMSE SISO equalization).
For Rb = 50 Gbit/s, this degradation increases to at
least 4.26 dB at ε = 0.025. By treating XT as additional
Gaussian noise (XT, MMSE SISO equalization), the
MMSE SISO equalization scheme manages to partially
counteract the MSE degradation only at Rb = 50 Gbit/s
(providing about 1 dB gain in MSE performance); no
MSE improvement is observed at Rb = 10 Gbit/s
since at relatively low bit rates the second term in
(28) representing the XT is negligible with respect to
the first term in (27) such that the suboptimal SISO
equalization scheme (23) and the MMSE equalization
scheme (26) yield the same equalization filters, despite
the presence of XT. Contrary to the MMSE SISO equal-
ization scheme, however, the MMSE MIMO equaliza-
tion scheme does fully mitigate the impact of XT for
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Figure 4. MSE for fractionally-spaced SISO and MIMO equalizers
of infinite length (Npo = 2).
Rb = 10 Gbit/s; its performance essentially coincides
with that of the MMSE SISO equalization scheme in
the absence of XT. When operating at Rb = 50 Gbit/s,
the MMSE MIMO equalizer yields an MSE performance
that fluctuates around the MSE of the MMSE SISO
equalization scheme in the absence of XT. Hence, for
both bit rates the MMSE MIMO equalization scheme
outperforms the MMSE SISO equalization scheme that
treats XT as additional Gaussian noise by about 4 dB.
However, as the number of equalizer filters is larger
for MIMO equalization than for SISO equalization, this
performance improvement comes at the cost of increased
complexity.
In Fig. 4, we show the 1/MSE curves for the equal-
ization schemes from Fig. 3 yet operating at twice the
symbol rate (Npo = 2). These so-called fractionally-
spaced equalization schemes yield an MSE perfor-
mance which is independent of the sampling phase,
because no aliasing occurs within the frequency band
(−1.3/(2T ), 1.3/(2T )) that contains the transmitted
signal. As sampling at twice the symbol rate satisfies the
Nyquist-Shannon sampling theorem for the transmitted
signal, no information is lost and all useful information
on the transmitted signal is captured by the samples.
Therefore, the resulting MSE performance is better than
when sampling at the symbol rate, and cannot be im-
proved by sampling at more than 2 samples per symbol.
However, since symbol-spaced equalization with square-
root Nyquist transmit and receive filters is known to
be optimal on frequency-flat channels, the difference
in performance between sampling at twice the symbol
rate and sampling at the symbol rate using the optimum
sampling phase will be small at low bit rates, where the
channel can be considered approximately flat. Consider-
ing for instance the MMSE MIMO equalization scheme,
it follows from Figs. 3 and 4 that the performance
gain due to sampling at twice the symbol rate increases
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Figure 5. MSE for MMSE SISO and MIMO equalization schemes.
from only 0.06 dB at Rb = 10 Gbit/s to 3 dB at
Rb = 50 Gbit/s. For (very) high bit rates, on the other
hand, the high frequency components of the transmitted
signal are largely suppressed by the channel, which
reduces the impact of aliasing and again decreases the
difference in performance between fractionally-spaced
and symbol-spaced equalizers. In addition, the MMSE
MIMO equalization scheme exploits the XT components
that carry the useful data (hence improving equalizer
performance) and suppresses the other XT components,
which in the case of Rb = 50 Gbit/s, results in a
net performance gain of about 0.6 dB compared to the
MMSE SISO equalization scheme in the absence of XT.
B. Finite-length equalizers
As the overall complexity of a particular SISO or
MIMO equalization scheme can be characterized through
the total number (Lpo,tot) of coefficients of all its
equalization filters, we show in Fig. 5 the 1/MSE curves
as a function of Lpo,tot, under the assumption that ε = 0.
For SISO and MIMO equalization, Lpo,tot is given by
4Lpo and 16Lpo, respectively, with Lpo,min = Lpo,max.
Although many filter taps are required to obtain optimal
MSE performance, it follows from Fig. 5 that 20 to 30
coefficients per equalizer filter, corresponding to a total
number of 80 to 120 coefficients for SISO equalization
and 320 to 480 coefficients for MIMO equalization, are
usually sufficient to achieve near optimal performance.
For the MMSE MIMO equalizer with Npo = 2 at
Rb = 10 Gbit/s, however, a total number of 600
filter coefficients are needed. Hence, to fully exploit the
potential gain offered by MIMO equalization increased
complexity is inevitable. Nonetheless, also for a given
complexity, MIMO equalization is able to outperform
its SISO counterpart. For instance, it follows from Fig. 5
that for given Lpo,tot, sampling at twice the symbol rate
(Npo = 2) always yields the best MSE performance in
the case of Rb = 50 Gbit/s and that fractionally-spaced
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Figure 6. BER for MMSE SISO and MIMO equalization schemes
operating at 50 Gbit/s per lane.
MIMO equalization is to be preferred over fractionally-
spaced SISO equalization when the total number of
filter coefficients exceeds 68. Hence, a MIMO scheme
consisting of 16 filters of only 5 taps each is to be
preferred over a SISO system with 20 taps per filter,
although the complexity in terms of total number of filter
coefficients is identical (16×5 = 4×20 = 80). Moreover,
by increasing Lpo,tot beyond 68, MIMO equalization
allows to obtain performance gains that are substantially
larger than for SISO equalization.
In Fig. 6, we show the BER versus Es/N0 for
MMSE SISO and MIMO equalization schemes with
Npo ∈ {1, 2} and Lpo ∈ {7, 29} at a bit rate of Rb = 50
Gbit/s per lane. Again we see that the equalization
schemes operating at twice the symbol rate outperform
the corresponding schemes operating at the symbol rate.
For Npo = 2, the MIMO scheme with Lpo = 7
outperforms the SISO scheme with Lpo = 29 by about
0.53 dB at a BER of 10−12, although the total number
of filter taps is (slightly) lower for the former scheme
(16 x 7 = 112) than for the latter (4 x 29 = 116).
Hence, in line with the conclusions from Fig. 5, MIMO
equalization can improve the performance compared to
SISO equalization, for a given total number of filter taps.
V. CONCLUSIONS
In this contribution, we presented a linear MIMO
equalization scheme at the receiver side for multi-Gbps
electrical chip-to-chip communication. By adopting this
MIMO approach, the cooperating receivers consider XT
from neighboring channels as an information-bearing
signal, which significantly improves the MSE as well as
the BER performance compared to SISO equalization.
For both symbol-spaced and fractionally-spaced equal-
ization schemes, it was shown that MIMO equalization
allows to largely compensate for the performance loss
due to XT and in some cases even manages to benefit
from XT. Moreover, for a given total number of filter
taps, MIMO equalization is shown to improve the MSE
performance compared to SISO equalization, in spite of
the smaller number of coefficients per individual filter
of the MIMO equalizer.
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